

USE OF SOFTWARE AT OTHER PAGES BY 'OR'ING ADDRESSES

The SC/MP microprocessor fetches its first instruction from address location $\text{0000} + 1 = \text{0001}$. This means that if the instruction is in a ROM then this ROM must be located to begin at the first address the SC/MP will issue. (Actually for convenience such a ROM will ^{often} begin at 0000 rather than 0001 , with the first byte unused).


The user of a SC/MP microprocessor will often begin with the easy language NIBL, and will then later progress to machine code work as his needs and skills dictate. The memory map we suggest for various processors, including SC/MP, is described in our note AN-C23/1, and it will be seen that $\text{0000} - \text{0FFF}$ and $\text{E000} - \text{E7FF}$ have been chosen for firmware. The machine code monitor program is located at E000 in this new plan, and is reached from NIBL by typing 'LINK# E000 , carriage return', on the keyboard.

There is one user who is not catered for by this system, as so far described, and that is the person who wants to begin with machine code work and add NIBL later. A special version of the monitor program which begins at E000 could of course be written for 0000 onwards but this would have to be removed and modified if and when NIBL was added.

Therefore, it may be thought sensible to modify the hardware temporarily so that the E000 monitor etc. can be used as it stands. Since the first instruction is at E001 , and the SC/MP expects to find it at 0001 then the address decoding must be modified so that the monitor can be reached at 0000 onwards OR E000 onwards.

Often in SC/MP systems, the 64K memory space is divided into 16 identical sections or 'pages'. Since 64K divided by 16 is 4K each of these pages is 4K in length. Using the nomenclature of 'pages' the requirement stated at the foot of the last page can be restated as follows: The monitor program should be reached on page 'E' or on page 'Ø'.

Since so many systems are unlike, it is not possible to be specific on the modifications needed to any individual set up, but in general whatever line used to select page Ø and whatever line used to select page E, should be 'OR'd together using e.g. a 74LS32 'OR' gate. A typical system is indicated in the following diagrams - before and after the modification.



If for example a particular memory card was enabled previously by only a page \bar{E} signal then the page \bar{E} signal should be removed and the combine \bar{E} ~~and~~ OR Ø signal used instead. The memory devices on that card will then respond to an address on page \bar{E} or page Ø, and so firmware which is written for page \bar{E} can be used directly.